Now showing items 1-1 of 1
Towards test case generation for synthesizable VHDL programs using model checker
VHDL programs are often tested by means of simulations, relying on test benches written intuitively. In this paper, we propose a formal approach to construct test benches from system specification. To consider the real-time ...